



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/742,236	12/22/2000	Yoshihiko Suemura	043034/0163	7174

22428 7590 03/14/2006

FOLEY AND LARDNER LLP  
SUITE 500  
3000 K STREET NW  
WASHINGTON, DC 20007

EXAMINER

HENNING, MATTHEW T

ART UNIT PAPER NUMBER

2131

DATE MAILED: 03/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 09/742,236	<b>Applicant(s)</b> SUEMURA, YOSHIHIKO	
	<b>Examiner</b> Matthew T. Henning	<b>Art Unit</b> 2131	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 05 December 2005.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-21 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 22 December 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

Art Unit: 2131

1 This action is in response to the communication filed on 12/5/2005.

2 **DETAILED ACTION**

3 ***Response to Arguments***

4 Applicant's arguments with respect to claims 1-10, and 16-8 have been considered but are  
5 moot in view of the new ground(s) of rejection.

6 Applicant's arguments with respect to claims 11-15, and 19 have been considered and are  
7 not found persuasive. Applicant argues primarily that the message indicator of Bright is  
8 generated only once per message and not for every frame. In response to applicant's argument  
9 that the references fail to show certain features of applicant's invention, it is noted that the  
10 features upon which applicant relies (i.e., generating a scrambler state for every frame;) are not  
11 recited in the rejected claim(s). Although the claims are interpreted in light of the specification,  
12 limitations from the specification are not read into the claims. See *In re Van Geuns*, 988  
13 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993). Because Bright teaches the system where the  
14 message indicator is generated once at the beginning of a message in order to initialize the first  
15 block (frame), the generation of the message indicator falls within the scope of "frame timing".  
16 Therefore, the examiner does not find the argument persuasive and has maintained the prior art  
17 rejections of claims 11-15 and 19.

18 All rejections and objections not specifically presented below have been withdrawn.

1 Claims 1-21 have been examined.

2 ***Claim Rejections - 35 USC § 103***

3 The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all  
4 obviousness rejections set forth in this Office action:

5 *A patent may not be obtained though the invention is not identically disclosed or*  
6 *described as set forth in section 102 of this title, if the differences between the subject*  
7 *matter sought to be patented and the prior art are such that the subject matter as a*  
8 *whole would have been obvious at the time the invention was made to a person having*  
9 *ordinary skill in the art to which said subject matter pertains. Patentability shall not be*  
10 *negated by the manner in which the invention was made.*  
11

12 Claim 1-10, and 16-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over  
13 Laughlin (U.S. Patent Number 5,553,175), further in view of Manchester et al. ("IP Over  
14 SONET") hereinafter referred to as Manchester, and further in view of Ragavan et al. (US Patent  
15 Number 4,811,394) hereinafter referred to as Ragavan.  
16

17 Regarding claim 1, Laughlin disclosed a switch having input ports and output ports, said  
18 switch operative for switchably interconnecting said input ports with said output ports (See  
19 Laughlin Fig. 20 and Col. 14 Paragraphs 3-4); a plurality of input interfaces each connected to a  
20 corresponding input port of the switch (See Laughlin Fig. 20 Elements 286), wherein each of the  
21 input interfaces inputs data to sequentially output to the corresponding input port of the switch  
22 (See Laughlin Col. 14 Paragraphs 3-4); and a plurality of output interfaces each connected to a  
23 corresponding output port of the switch (See Laughlin Fig. 20 Elements 290), wherein each of  
24 the output interfaces inputs frames from the corresponding output port of the switch to output  
25 frames of original data (See Laughlin Col. 14 Paragraphs 3-4), but failed to disclose scramblers

Art Unit: 2131

1 at the inputs and descramblers at the outputs. However, Laughlin did disclose the switch being  
2 utilized in a Synchronous Optical NETwork (SONET) (See Laughlin Col. 3 Lines 20-23).

3 Manchester disclosed that in order to send IP data over a SONET, the bits being  
4 transmitted should be randomized and Manchester recommended that the pseudo-random Self-  
5 Synchronizing Scrambler at the optical transmitter and the corresponding Descrambler at the  
6 optical receiver, used in ATM on SONET, should be used for this purpose (See Manchester Page  
7 139 Col. 1 Paragraph 4 and Figure 4). Manchester further disclosed that this scrambler is reset at  
8 startup (See Manchester Page 139 Col. 2 Paragraph 1). Manchester further disclosed that upon  
9 startup or reframe the first 43 bits of data would be lost during synchronization (See Manchester  
10 Page 139 Col. 2 Paragraph 1).

11 It would have been obvious to the ordinary person skilled in the art at the time of  
12 invention to employ the teachings of Manchester to the optical switch of Laughlin by placing the  
13 self-synchronizing scramblers of Manchester at the inputs of the switch and by placing the self-  
14 synchronizing descramblers at the outputs of the switch. This would have been obvious because  
15 the ordinary person skilled in the art would have been motivated to provide a randomized bit  
16 stream to the optical fiber in order to thwart malicious attacks directed towards controlling the  
17 transition density of the line and to ensure that line rate recovery was possible at the receiver.  
18 Furthermore, in this combination, because the scramblers are all connected to the inputs of the  
19 same switch, it would have been obvious that they all simultaneously reset at the startup of the  
20 switch. It would also have been obvious that the descramblers be simultaneously reset after a  
21 propagation delay of the data through the switch. This would have been obvious due to the  
22 nature of the descrambler being initialized by the scrambled data input to the descrambler.

Art Unit: 2131

1 Ragavan teaches that in order to maintain synchronization between scramblers and  
2 descramblers, a new starting value should be transmitted from the scrambler to the descrambler  
3 every frame (See Ragavan Background of the Invention and Col. 2 Lines 31-52). Ragavan  
4 further teaches that the starting value should be loaded into the descrambler in order to decrypt  
5 the next frame of data (See Ragavan Col. 4 Paragraph 2).

6 It would have been obvious to the ordinary person skilled in the art at the time of  
7 invention to employ the teachings of Ragavan in the combination of Laughlin and Manchester by  
8 sending a starting value to both the scramblers and descramblers when they began  
9 communicating with each other. This would have been obvious because the ordinary person  
10 skilled in the art would have been motivated to ensure synchronization between the scramblers  
11 and the descramblers.

12  
13 Regarding claim 16, the combination of Laughlin, Manchester, and Ragavan disclosed a  
14 switching system comprising: a switch having input ports and output ports, said switch operative  
15 for switchably interconnecting said input ports with said output ports (See Laughlin Fig. 20 and  
16 Col. 14 Paragraphs 3-4); a plurality of input interfaces each connected to a corresponding input  
17 port of the switch (See Laughlin Fig. 20 Elements 286), each of the input interfaces including a  
18 scrambler, each scrambler having a pseudo-random pattern generator (See the rejection of claim  
19 1 above and Manchester Fig. 4), wherein each of the input interfaces inputs data to sequentially  
20 output frames including scrambled data (See the rejection of claim 1 above and Ragavan Fig. 1)  
21 to the corresponding input port of the switch (See Laughlin Col. 14 Paragraphs 3-4); and a  
22 plurality of output interfaces each connected to a corresponding output port of the switch (See

Art Unit: 2131

Laughlin Fig. 20 Elements 290), each of the output interfaces including a descrambler, each descrambler having a pseudo-random pattern generator (See the rejection of claim 1 above and Manchester Fig. 4), wherein each of the output interfaces inputs frames including scrambled data (See the rejection of claim 1 above and Ragavan Fig. 2) from the corresponding output port of the switch to output frames of original data (See Laughlin Col. 14 Paragraphs 3-4), a reset pulse generator for generating a scrambler reset pulse and a descrambler reset pulse, wherein the scrambler reset pulse is sent to all the scramblers at equal timing, and the descrambler reset pulse is sent to all the descramblers at equal timing (See Manchester Page 139 Col. 1 Paragraph 7 – Col. 2 Paragraph 1. Further see Laughlin Col. 14 Lines 47-51); wherein each of the pseudorandom pattern generators of the scramblers and descramblers generates the same pseudorandom pattern when initialized with a same input value (See the rejection of claim 1 above and Manchester Page 139 Col. 1 Paragraph 4); wherein the pseudorandom pattern generators of the scramblers are initialized to the same input value when the scramblers receive the scrambler reset pulse so as to synchronize the scramblers (See the rejection of claim 1 above and Ragavan Col. 2 Lines 31-52); wherein the pseudorandom pattern generators of the descramblers are initialized to the same input value when the descramblers receive the descrambler reset pulse, so as to synchronize the descramblers and to establish synchronization between the scramblers and the descramblers (See the rejection of claim 1 above and Ragavan Col. 2 Lines 31-52); and wherein synchronization between the scramblers and the descramblers is continuously maintained when the switch performs a switching operation (See the rejection of claim 1 above and Ragavan Figs. 1-2).

1           Regarding claim 18, the combination of Laughlin, Manchester, and Ragavan disclosed a  
2   switching system comprising: a switch having input ports and output ports, said switch operative  
3   for switchably interconnecting said input ports with said output ports (See Laughlin Fig. 20 and  
4   Col. 14 Paragraphs 3-4); a plurality of input interfaces each connected to a corresponding input  
5   port of the switch (See Laughlin Fig. 20 Elements 286), each of the input interfaces including a  
6   scrambler, each scrambler having a pseudo-random pattern generator (See the rejection of claim  
7   1 above and Manchester Fig. 4), wherein each of the input interfaces inputs data to sequentially  
8   output frames including scrambled data (See the rejection of claim 1 above and Ragavan Fig. 1)  
9   to the corresponding input port of the switch (See Laughlin Col. 14 Paragraphs 3-4); and a  
10   plurality of output interfaces each connected to a corresponding output port of the switch (See  
11   Laughlin Fig. 20 Elements 290), each of the output interfaces including a descrambler, each  
12   descrambler having a pseudo-random pattern generator (See the rejection of claim 1 above and  
13   Manchester Fig. 4), wherein each of the output interfaces inputs frames including scrambled data  
14   (See the rejection of claim 1 above and Ragavan Fig. 1) from the corresponding output port of  
15   the switch to output frames of original data (See Laughlin Col. 14 Paragraphs 3-4), a scramble  
16   state generator for determining a scrambler state indicating a value of a pseudorandom pattern  
17   generated by the scramble state generator, at predetermined intervals (See the rejection of claim  
18   1 above and Ragavan Col. 2 Lines 31-52); wherein each of the pseudorandom pattern generators  
19   of the scramblers and descramblers generates the same pseudorandom pattern when initialized  
20   with a same input value (See the rejection of claim 1 above and Manchester Page 139 Col. 1  
21   Paragraph 4); wherein the scrambler state is sent to the scramblers, and the scramblers are  
22   simultaneously reset to the value of the pseudorandom pattern indicated by the scrambler state,



Art Unit: 2131

1 so as to synchronize the scramblers (See the rejection of claim 1 above and Ragavan Col. 2 Lines  
2 31-52); and wherein the scrambler state is sent to the descramblers with a delay of time period  
3 required for transferring a frame from an input interface to an appropriate output interface  
4 through the switch, and the descramblers are simultaneously reset to the value of the  
5 pseudorandom pattern indicated by the scrambler state, so as to synchronize the descramblers  
6 and to establish synchronization between the scramblers and descramblers (See the rejection of  
7 claim 1 above and Ragavan Col. 2 Lines 31-52); wherein synchronization between the  
8 scramblers and the descramblers is continuously maintained when the switch performs switching  
9 (See the rejection of claim 1 above and Ragavan Figs. 1-2).

10 Regarding claims 2 and 17, the combination of Laughlin, Manchester and Ragavan  
11 disclosed that the scramblers and the descramblers operate according to a predetermined system  
12 clock (it was inherent that the scramblers and descramblers operated according to a  
13 predetermined system clock in order for the shift registers of Manchester Figure 4 to operate as  
14 required by the scramblers), wherein the scramblers are simultaneously initialized at a first time  
15 point and thereafter are not reset (See Manchester Page 139 Col. 2 Paragraph 1), and the  
16 descramblers are simultaneously initialized at a second time point and thereafter are not reset,  
17 wherein the second time point is delayed from the first time point by a time period required for  
18 transferring a frame from an input interface to an appropriate output interface through the switch.  
19 It was inherent that the descramblers were initialized at a point in time after the initialization of  
20 the scramblers because the descramblers are initialized by the output of the scramblers, which is  
21 received through the switch after a propagation delay (See Manchester Page 139 Col. 2  
22 Paragraph 1).

Art Unit: 2131

1           Regarding claim 3, the combination of Laughlin, Manchester and Ragavan disclosed that  
2 the first time point is a time when the switching system starts up (See Manchester Page 139 Col.  
3 2 Paragraph 1).

4           Regarding claim 4, the combination of Laughlin, Manchester and Ragavan disclosed that  
5 the scramblers and descramblers are of frame synchronizing type (See the rejection of claim 1  
6 above and Ragavan Fig. 1 and Col. 2 Lines 31-52).

7           Regarding claim 5, the combination of Laughlin, Manchester and Ragavan disclosed that  
8 a cycle of the pseudorandom patterns generated by the pseudorandom pattern generators of the  
9 scramblers and descramblers is set to be longer than a length of the frame (See Manchester Page  
10 139 Col. 1 Paragraph 7 – Col. 2 Paragraph 1).

11           Regarding claim 6, the combination of Laughlin, Manchester and Ragavan disclosed that  
12 the pseudorandom pattern generators of the scramblers and descramblers use a generator  
13 polynomial specified by:  $1 + X^{43}$  (See Manchester Page 139 Col. 1 Paragraph 4 and Figure 4).

14           Regarding claim 7, the combination of Laughlin, Manchester and Ragavan disclosed a  
15 scramble state generator for determining a scrambler state indicating a value of a pseudorandom  
16 pattern generated by the scramble state generator, at predetermined intervals (See the rejection of  
17 claim 1 above and Ragavan Col. 2 Lines 31-52); sending scrambler state to the scramblers so  
18 that the scramblers are simultaneously reset to the value of the pseudorandom pattern indicated  
19 by the scrambler state (See the rejection of claim 1 above and Ragavan Col. 2 Lines 31-52); and  
20 sending the scrambler state to the descramblers with a delay of time period required for  
21 transferring a frame from an input interface to an appropriate output interface through the switch  
22 so that the descramblers are simultaneously reset to the value of the pseudorandom pattern

1 indicated by the scrambler state (See the rejection of claim 1 above and Ragavan Col. 2 Lines  
2 31-52).

3 Claim 8 is rejected for the same reasons as claim 4 above.

4 Claim 9 is rejected for the same reasons as claim 5 above.

5 Claim 10 is rejected for the same reasons as claim 6 above.

6  
7 Claim 11-15, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over  
8 Laughlin (U.S. Patent Number 5,553,175), further in view of Manchester et al. ("IP Over  
9 SONET") hereinafter referred to as Manchester, and further in view of Bright et al. (US Patent  
10 Number 5,694,473) hereinafter referred to as Bright.

11 Regarding claim 11, the combination of Laughlin, Manchester, and Bright disclosed a  
12 scramble control method for a switching system, said switching system comprising: a switch  
13 having input ports and output ports, said switch operative for switchably interconnecting said  
14 input ports with said output ports (See Laughlin Fig. 20 and Col. 14 Paragraphs 3-4); a plurality  
15 of input interfaces each connected to a corresponding input port of the switch (See Laughlin Fig.  
16 20 Elements 286), each of the input interfaces including a scrambler, each scrambler having a  
17 pseudo-random pattern generator (See the rejection of claim 1 above and Manchester Fig. 4),  
18 wherein each of the input interfaces inputs data to sequentially output frames including  
19 scrambled data (See the rejection of claim 1 above and Bright Fig. 1) to the corresponding input  
20 port of the switch (See Laughlin Col. 14 Paragraphs 3-4); and a plurality of output interfaces each  
21 connected to a corresponding output port of the switch (See Laughlin Fig. 20 Elements 290),  
22 each of the output interfaces including a descrambler, each descrambler having a pseudo-random

Art Unit: 2131

1 pattern generator (See the rejection of claim 1 above and Manchester Fig. 4), wherein each of the  
2 output interfaces inputs frames including scrambled data (See the rejection of claim 1 above and  
3 Bright Fig. 1) from the corresponding output port of the switch to output frames of original data  
4 (See Laughlin Col. 14 Paragraphs 3-4), said scramble control method comprising the steps of: at  
5 each of the scramblers, generating a scrambler state indicating a value of a pseudo-random  
6 pattern generated by the pseudorandom pattern generator of the scrambler in frame timing (See  
7 the rejection of claim 1 above and Bright Fig. 1 and Col. 5 paragraph 2); assembling a frame  
8 including the scrambler state (See Bright Fig. 1); and transferring the frame including the  
9 scrambler state to the switch (See the rejection of claim 1 above and Bright Col. 5 Paragraph 2);  
10 and at each of the descramblers, receiving a frame including a scrambler state that is the  
11 scrambler state of a corresponding scrambler that assembled the frame (See the rejection of claim  
12 1 above and Bright Col. 5 Paragraph 2); and resetting the pseudorandom pattern generator of the  
13 descrambler to initialize the pseudorandom pattern generator of the descrambler with the value  
14 of the pseudorandom pattern indicated by the scrambler state, wherein the descrambler can be  
15 synchronized with the corresponding scrambler after the switch performs a switching operation  
16 (See the rejection of claim 1 above and Bright Col. 5 Paragraph 2).

17       Regarding claim 19, the combination of Laughlin, Manchester, and Bright disclosed a  
18 switching system comprising: a switch having input ports and output ports, said switch operative  
19 for switchably interconnecting said input ports with said output ports (See Laughlin Fig. 20 and  
20 Col. 14 Paragraphs 3-4); a plurality of input interfaces each connected to a corresponding input  
21 port of the switch (See Laughlin Fig. 20 Elements 286), each of the input interfaces including a  
22 scrambler, each scrambler having a pseudo-random pattern generator (See the rejection of claim

Art Unit: 2131

1 1 above and Manchester Fig. 4), wherein each of the input interfaces inputs data to sequentially  
2 output frames including scrambled data (See the rejection of claim 1 above and Bright Fig. 1) to  
3 the corresponding input port of the switch (See Laughlin Col. 14 Paragraphs 3-4); and a plurality  
4 of output interfaces each connected to a corresponding output port of the switch (See Laughlin  
5 Fig. 20 Elements 290), each of the output interfaces including a descrambler, each descrambler  
6 having a pseudo-random pattern generator (See the rejection of claim 1 above and Manchester  
7 Fig. 4), wherein each of the output interfaces inputs frames including scrambled data (See the  
8 rejection of claim 1 above and Bright Fig. 1) from the corresponding output port of the switch to  
9 output frames of original data (See Laughlin Col. 14 Paragraphs 3-4), wherein each of the  
10 scramblers further comprises: a scramble state generator for determining a scramble state  
11 indicating a value of a pseudorandom pattern generated by the pseudorandom pattern generator  
12 of the scrambler in frame timing (See the rejection of claim 1 above and Bright Col. 3 Paragraph  
13 3 and Col. 5 Paragraph 2); and an assembler for assembling a frame including the scrambler state  
14 (See Bright Fig. 1 and Col. 3 Line 60 – Col. 4 Line 2); and each of the descramblers further  
15 comprises: a reset circuit for resetting the pseudorandom pattern generator of the descrambler to  
16 a value of a pseudorandom pattern indicated by a received scrambler state included in a received  
17 frame that is received from the switch, said received scrambler state being the scrambler state of  
18 a corresponding scrambler that assembled the received frame (See the rejection of claim 1 above  
19 and Bright Col. 5 Paragraph 2); wherein the descrambler can be synchronized with the  
20 corresponding scrambler after the switch performs a switching operation (See the rejection of  
21 claim 1 above).

1           Regarding claim 12, the combination of Laughlin, Manchester and Bright disclosed that  
2 the scramblers are of self-synchronizing type (See Manchester Page 149 Col. 1 Page 4).

3           Regarding claim 13, the combination of Laughlin, Manchester and Bright disclosed that  
4 the scramblers and descramblers are of frame synchronizing type (See the rejection of claim 1  
5 above and Bright Fig. 1 and Col. 5 Paragraph 2).

6           Regarding claim 14, the combination of Laughlin, Manchester and Bright disclosed that a  
7 cycle of the pseudorandom patterns generated by the pseudorandom pattern generators of the  
8 scramblers and descramblers is set to be longer than a length of the frame (See Manchester Page  
9 139 Col. 1 Paragraph 7 – Col. 2 Paragraph 1 and Bright Col. 4 Paragraph 5).

10          Regarding claim 15, the combination of Laughlin, Manchester and Bright disclosed that  
11 the pseudorandom pattern generators of the scramblers and descramblers use a generator  
12 polynomial specified by:  $1 + X^{43}$  (See Manchester Page 139 Col. 1 Paragraph 4 and Figure 4).

13          Claims 20-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over the  
14 combination of Laughlin, Manchester and Bright as applied to claims 11 and 19 above, and  
15 further in view of Ragavan.

16          Laughlin, Manchester and Bright disclosed generating a scrambler state for  
17 synchronizing the scramblers and descramblers (See the rejection of claim 11 above) but failed  
18 to disclose generating the scrambler state for every frame of transmission.

19          Ragavan teaches that in order to maintain synchronization between scramblers and  
20 descramblers, a new starting value should be transmitted from the scrambler to the descrambler  
21 every frame (See Ragavan Background of the Invention and Col. 2 Lines 31-52). Ragavan

1 further teaches that the starting value should be loaded into the descrambler in order to decrypt  
2 the next frame of data (See Ragavan Col. 4 Paragraph 2).

3 It would have been obvious to the ordinary person skilled in the art at the time of  
4 invention to employ the teachings of Ragavan in the combination of Laughlin, Manchester, and  
5 Bright by sending a starting value to both the scramblers and descramblers with each frame of  
6 communication. This would have been obvious because the ordinary person skilled in the art  
7 would have been motivated to ensure synchronization between the scramblers and the  
8 descramblers.

9 *Conclusion*

10 Claims 1-21 have been rejected.

11 Applicant's amendment necessitated the new ground(s) of rejection presented in this  
12 Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a).  
13 Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


14 A shortened statutory period for reply to this final action is set to expire **THREE**  
15 **MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO**  
16 **MONTHS** of the mailing date of this final action and the advisory action is not mailed until after  
17 the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period  
18 will expire on the date the advisory action is mailed, and any extension fee pursuant to 37  
19 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,  
20 however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this  
21 final action.

Art Unit: 2131


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew T. Henning whose telephone number is (571) 272-3790. The examiner can normally be reached on M-F 8-4.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on (571) 272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
Matthew Henning  
Assistant Patent Examiner  
Art Unit 2131  
3/6/2006

CHRISTOPHER REVAK  
PRIMARY EXAMINER

  
3/6/06